Cordic Iterations based Architecture for Low Power and High Quality DCT
نویسنده
چکیده
Discrete Cosine Transform (DCT) is widely used in image and video compression standards. This paper presents low-power co-ordinate rotation digital computer (CORDIC) based reconfigurable discrete cosine transform (DCT) architecture. All the computations in DCT are not equally important in generating the frequency domain output. Considering the important difference in the DCT co-efficient the number of CORDIC iterations can be dynamically changed to reduce the power of consumption with improved image quality. The proposed CORDIC based 2D DCT architecture is simulated using Modelsim and the experimental results show that our reconfigurable DCT achieves power savings with improved image quality.
منابع مشابه
High Precision DCT CORDIC Architectures for Maximum PSNR
This paper proposes two optimal Cordic Loeffler based DCT (Discrete Cosine Transform algorithm) architectures: a fast and low Power DCT architecture and a high PSNR DCT architecture. The rotation parameters of CORDIC angles required for these architectures have been calculated using a MATLAB script. This script allows the variation of the angle’s precision from 10−1 to 10−4. The experimental re...
متن کاملReconfigurable CORDIC Low-Power Implementation of Complex Signal Processing for Reducing Power Dissipation
In recent years, CORDIC algorithms has been used extensively for various image processing system& biomedical applications. By using CORDIC algorithm we can able to reducing the number of iteration to process the image in the system. Low power design is to be challenging process during system operations. Previous approaches scope to minimize the power consumption without image quality considerat...
متن کاملDesign and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کاملA High-Throughput and Memory-Efficiency 2-D DCT Architecture Based on CORDIC Rotation
2-D Discrete Cosine Transform (DCT) applies on image data compression and saves more memories. In this paper, we use fast DCT algorithm, and propose a parallel-pipelined architecture to implement a 8 8× DCT/IDCT processor. This architecture involves two 8-point DCT processors, dual-bank of SRAM (128 words) and the coefficient ROM, three multiplexers, timing controller and 7-bit counter. The ker...
متن کاملVariable Length Reconfigurable Algorithms and Architectures for DCT/IDCT Based on Modified Unfolded Cordic
Abstract: A coordinate rotation digital computer (CORDIC) based variable length reconfigurable DCT/IDCT algorithm and corresponding architecture are proposed. The proposed algorithm is easily to extend to the 2-point DCT/IDCT. Furthermore, we can easily construct the N-point DCT/IDCT with two N/2-pt DCTs/IDCTs based the proposed algorithm. The architecture based on the proposed algorithm can su...
متن کامل